Transcend TS128MLQ64V5J Scheda Tecnica

Navigare online o scaricare Scheda Tecnica per Moduli di memoria Transcend TS128MLQ64V5J. Transcend 1GB DDR2 DDR2-533 Unbuffer Non-ECC Memory Manuale Utente

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 11
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 0
T
T
T
S
S
S
1
1
1
2
2
2
8
8
8
M
M
M
L
L
L
Q
Q
Q
6
6
6
4
4
4
V
V
V
5
5
5
J
J
J
240PIN DDR2 533 Unbuffered DIMM
1GB With 64Mx8 CL4
Transcend Information Inc.
1
Description Placement
The TS128MLQ64V5J is a 128M x 64bits DDR2-533
Unbuffered DIMM. The TS128MLQ64V5J consists of
16pcs 64Mx8bits DDR2 SDRAMs in 60 ball FBGA
packages and a 2048 bits serial EEPROM on a 240-pin
printed circuit board. The TS128MLQ64V5J is a Dual
In-Line Memory Module and is intended for mounting into
240-pin edge connector sockets.
L
A
C
H
J
I
K
B
G
D
E
F
M
Synchronous design allows precise cycle control with the
use of system clock. Data I/O transactions are possible
on both edges of DQS. Range of operation frequencies,
programmable latencies allow the same device to be
useful for a variety of high bandwidth, high performance
memory system applications.
Features
RoHS compliant products.
JEDEC standard 1.8V ± 0.1V Power supply
VDDQ=1.8V ± 0.1V
Max clock Freq: 267MHZ; 533Mb/S/Pin.
Posted CAS
Programmable CAS Latency: 3,4,5
Programmable Additive Latency :0, 1,2,3 and 4
Write Latency (WL) = Read Latency (RL)-1
Burst Length: 4,8(Interleave/nibble sequential)
Programmable sequential / Interleave Burst Mode
Bi-directional Differential Data-Strobe (Single-ended
PCB: 09-2345
data-strobe is an optional feature)
Off-Chip Driver (OCD) Impedance Adjustment
MRS cycle with address key programs.
On Die Termination
Refresh and Self Refresh
Average Refresh Period 7.8us at lower then TCASE
85°C, 3.9us at 85°C < TCASE < 95 °C
Serial presence detect with EEPROM
Vedere la pagina 0
1 2 3 4 5 6 ... 10 11

Sommario

Pagina 1

TTTSSS111222888MMMLLLQQQ666444VVV555JJJ 240PIN DDR2 533 Unbuffered DIMM1GB With 64Mx8 CL4 Transcend Information Inc. 1Description Placement The TS12

Pagina 2

TTTSSS111222888MMMLLLQQQ666444VVV555JJJ 240PIN DDR2 533 Unbuffered DIMM1GB With 64Mx8 CL4 Transcend Information Inc. 10SERIAL PRESENCE DETECT SPECIFIC

Pagina 3 - Pinouts:

TTTSSS111222888MMMLLLQQQ666444VVV555JJJ 240PIN DDR2 533 Unbuffered DIMM1GB With 64Mx8 CL4 Transcend Information Inc. 1137 Internal write to read comma

Pagina 4

TTTSSS111222888MMMLLLQQQ666444VVV555JJJ 240PIN DDR2 533 Unbuffered DIMM1GB With 64Mx8 CL4 Transcend Information Inc. 2Dimensions Side Millimeters I

Pagina 5

TTTSSS111222888MMMLLLQQQ666444VVV555JJJ 240PIN DDR2 533 Unbuffered DIMM1GB With 64Mx8 CL4 Transcend Information Inc. 3Pinouts: Pin No Pin Name Pin No

Pagina 6

TTTSSS111222888MMMLLLQQQ666444VVV555JJJ 240PIN DDR2 533 Unbuffered DIMM1GB With 64Mx8 CL4 Transcend Information Inc. 4Block Diagram DQS0DM0/DQS0/CS0/C

Pagina 7 - Unit Note

TTTSSS111222888MMMLLLQQQ666444VVV555JJJ 240PIN DDR2 533 Unbuffered DIMM1GB With 64Mx8 CL4 Transcend Information Inc. 5Absolute Maximum DC Ratings Para

Pagina 8

TTTSSS111222888MMMLLLQQQ666444VVV555JJJ 240PIN DDR2 533 Unbuffered DIMM1GB With 64Mx8 CL4 Transcend Information Inc. 6IDD Specification parameters Def

Pagina 9

TTTSSS111222888MMMLLLQQQ666444VVV555JJJ 240PIN DDR2 533 Unbuffered DIMM1GB With 64Mx8 CL4 Transcend Information Inc. 7 Input AC Logic Level Parameter

Pagina 10 - Transcend Information Inc

TTTSSS111222888MMMLLLQQQ666444VVV555JJJ 240PIN DDR2 533 Unbuffered DIMM1GB With 64Mx8 CL4 Transcend Information Inc. 8Timing Parameters & Specific

Pagina 11

TTTSSS111222888MMMLLLQQQ666444VVV555JJJ 240PIN DDR2 533 Unbuffered DIMM1GB With 64Mx8 CL4 Transcend Information Inc. 9Four Activate Window for 2KB pag

Commenti su questo manuale

Nessun commento